

MCA05/MSCIT-05/PGDCA-05/BCA-11

## CHAP. 5 BASIC COMPUTER ORG. AND DESIGN

- 5-1 Instruction Codes
  - The user of a computer can control the process by means of a program
  - A program is a sequence of *instructions* that specify the operations, operand, the sequence(control)
  - A instruction is a binary code that specifies a sequence of microoperations
  - Instruction codes together with data are stored in memory(=Stored Program Concept)
  - The computer reads each instruction from memory and *places it in a control* register. The control then *interprets the binary code* of the instruction and proceeds to *execute it* by issuing a sequence of microoperations.
  - Instruction Code :
    - A group of bits that instruct the computer to perform a specific operation
    - It is usually divided into parts(refer to Fig. 5-1 instruction format)
  - Operation Code :
    - The most basic part of an instruction code
    - A group of bits that define such operations as add, subtract, multiply, shift, and complement(bit 12-15: 2<sup>4</sup> = 16 distinct operations)





- Stored Program Organization :
  - The simplest way to organize a computer
    - One processor register : AC(Accumulator)
      - The operation is performed with the memory operand and the content of AC
    - Instruction code format with two parts : Op. Code + Address
      - Op. Code : specify 16 possible operations(4 bit)
      - Address : specify the address of an operand(12 bit)

Opcode

- If an operation in an instruction code does not need an operand from memory, the rest of the bits in the instruction(*address field*) can be used for other purpose
- .Memory : 12 bit = 4096 word(Instruction and Data are stored)
- Store each instruction code(*program*) and operand (*data*) in 16-bit memory word
- Addressing Mode
  - Immediate operand address :
    - the second part of an instruction code(address field) specifies an operand
  - Direct operand address :
    - the second part of an instruction code specifies the address of an operand
  - Indirect operand address :

I=1 : Indirect

 the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is found

Address

 One bit of the instruction code is used to distinguish between a direct and an indirect address : I=0 : Direct,
 <u>15 14 12 11 0</u>
 <u>0</u>



- Effective Address
  - The *operand address* in *computation-type instruction* or the *target address* in a *branch-type instruction*
- 5-2 Computer Registers
  - List of Registers for the Basic Computer : Tab. 5-1
  - Basic computer registers and memory : Fig. 5-3
    - Data Register(DR) : hold the operand(Data) read from memory
    - Accumulator Register(**AC**) : general purpose processing register
    - Instruction Register(IR) : hold the instruction read from memory
    - Temporary Register(TR) : hold a temporary data during processing
    - Address Register(AR) : hold a memory address, 12 bit width
    - Program Counter(PC) :
      - hold the address of the next instruction to be read from memory after the current instruction is executed
      - Instruction words are read and executed in sequence unless a branch instruction is encountered
      - A branch instruction calls for a transfer to a nonconsecutive instruction in the program
      - The address part of a branch instruction is transferred to PC to become the address of the next instruction
      - To read instruction, memory read cycle is initiated, and PC is incremented by one(next instruction fetch)



- Input Register(**INPR**) : receive an 8-bit character from an input device
- Output Register(**OUTR**) : hold an 8-bit character for an output device
- Common Bus System
  - The basic computer has eight registers, a memory unit, and a control unit
  - Paths must be provided to transfer information from one register to another and between memory and registers
  - A more efficient scheme for transferring information in a system with many registers is to use a common bus.
  - The connection of the registers and memory of the basic computer to a common bus system :
    - The outputs of seven registers and memory are connected to the common bus
    - The specific output is selected by mux(S0, S1, S2) :
    - Control Input : LD, INC, CLR, Write, Read
    - Address Register



- Accumulator(AC) : 3 Path
  - 1) Register Microoperation : clear AC, shfift AC,...
  - 2) Data Register : add DR to AC, and DR to AC(AC End carry bit set/reset), memory READ(DR)
  - 3) INPR
- Note) Two microoperations can be executed at the same time

 $DR \leftarrow AC : s_2 s_1 s_0 = 100(4), DR(load)$  $AC \leftarrow DR : DR \rightarrow Adder \& Logic \rightarrow AC(load)$ 







BSA	5xxx Dxxx	Branch and Save return address
ISZ	6xxx Exxx	Increment and skip if zero
CLA	7800	Clear AC
CLE	7400	Clear E
CMS	7200	Complement AC
CME	7100	Complement E
CIR	7080	Circulate right AC and E
CIL	7040	Circulate left AC and E
INC	7020	Increment AC
SPA	7010	Skip next instruction if AC positive
SNA	7008	Skip next instruction if AC negative
SZA	7004	Skip next instruction if AC zero
SZE	7002	Skip next instruction if E is 0
HLT	7001	Halt computer
INP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrupt On
IOF	F040	Interrupt Off

Description

And memory word to AC

Add memory word to AC

Load memory word to AC

Branch unconditionally

Store content of AC in memory

Hex Code

| = 1

8xxx

9xxx

Axxx

Bxxx

Cxxx

| = 0

0xxx

1xxx

2xxx

3xxx

4xxx

Symbol

AND

ADD

LDA

STA

BUN

• Fxxx(F800 ~ F040) : INP, OUT, ION, SKI, ....

 15
 14
 12
 11

 1
 1
 1
 I/O Operation



- Instruction Set Completeness
  - Arithmetic, Logical, and shift : CMA, INC, ...
  - Moving information to and from memory and AC : STA, LDA
  - Program control : BUN, BSA, ISZ
  - Input/Output : INP, OUT
- 5-4 Timing and Control
  - Clock pulses
    - A master clock generator controls the timing for all registers in the basic computer
    - The clock pulses are applied to all F/Fs and registers in system
    - The clock pulses do not change the state of a register unless the register is enabled by a control signal
    - The control signals are generated in the control unit :
      - The control signals provide control inputs for the multiplexers in the common bus, control inputs in processor registers, and microoperations for the accumulator
  - Two major types of control organization
    - Hardwired Control :
      - The control logic is implemented with gates, F/Fs, decoders, and other digital circuits
      - + Fast operation, Wiring change(if the design has to be modified)



- Microprogrammed Control :
  - The control information is stored in a control memory, and the control memory is programmed to initiate the required sequence of microoperations
  - + Any required change can be done by updating the microprogram in control memory, - Slow operation

## Control Unit :

- Control Unit = Control Logic Gate + 3 X 8 Decoder + Instruction Register
   + Timing Signal
- Timing Signal = 4 X 16 Decoder +
   4-bit Sequence Counter
- E Exam) Control timing :
  - » Sequence Counter is cleared when  $D_3T_4 = 1$ :  $D_3T_4:SC \leftarrow 0$
- Memory R/W cycle time > Clock cycle time
  - » wait cycle.



- Exam) Register transfer statement :
  - A transfer of the content of PC into AR if timing signal T<sub>0</sub> is active
    - 1) During T<sub>0</sub> active, the content of PC is placed onto the bus
    - 2) LD(load) input of AR is enabled, the actual transfer occurs at the next positive transition of the clock(T<sub>0</sub> rising edge clock)
    - 3) SC(sequence counter) is incremented :
- 5-5 Instruction Cycle
  - Instruction Cycle
    - 1) Instruction Fetch from Memory
    - 2) Instruction Decode
    - 3) Read Effective Address(if indirect addressing mode)
    - 4) Instruction Execution
    - 5) Go to step 1) : Next Instruction[PC + 1]
  - Instruction Fetch : T0, T1

 $T_0: AR \leftarrow PC$  $T_1: IR \leftarrow M[AR], PC \leftarrow PC + 1$ 

- T0 = 1
  - 1) Place the content of PC onto the bus by making the bus selection inputs  $S_2S_1S_0=010$
  - 2) Transfer the content of the bus to AR by enabling the LD input of AR



- T1 = 1  $T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1$ 
  - l) Enable the read input memory
  - 2) Place the content of memory onto the bus by making  $S_2S_1S_0 = 111$
  - 3) Transfer the content of the bus to IR by enable the LD input of IR
  - 4) Increment PC by enabling the INR input of PC
- Instruction Decode : T2  $T_2: D_0, \dots, D_7 \leftarrow Decode \ IR(12-14), \ AR \leftarrow IR(0-11), \ I \leftarrow IR(15)$ **Op.code Address Di/Indirect** Instruction Execution : T3, T4, T5, T6  $\begin{array}{c} D_{7}=1 \\ I/O \\ D_{7}=0 \end{array} \begin{array}{c} \text{Register}(I=0) \longrightarrow D_{7}I'T_{3}(\text{Execute}) \\ I/O \\ D_{7}=0 \end{array} \begin{array}{c} \text{Read effective} \\ \text{Address} \\ \text{Address} \\ \text{Direct}(I=1) \longrightarrow D_{7}'IT_{3}(\text{AR} \leftarrow M[\text{AR}]) \\ \text{Direct}(I=0) \longrightarrow \text{nothing in } T_{3} \end{array}$ IR(12 - 14)=111 **Register Memory Ref Operand effective address** П Memory Ref. П Flowchart for instruction cycle(Initial Configuration) :









AND to AC

 $D_0 T_4 : DR \leftarrow M[AR]$   $ADE D_0 T_5 : AC \leftarrow AC \land DR, SC \leftarrow 0$ 

 $D_1T_4: DR \leftarrow M[AR]$ 

• **LD** $P_{D_1T_5}$ :  $AC \leftarrow AC + DR$ ,  $E \leftarrow C_{out}$ ,  $SC \leftarrow 0$ 

 $D_2T_4: DR \leftarrow M[AR]$  $D_2T_5: AC \leftarrow DR, SC \leftarrow 0$ 







Fig. 5-10 Example of BSA



3 bit Sequence Counter)



- 5-7 Input-Output and Interrupt
  - Input-Output Configuration :
    - Input Register(INPR), Output Register(OUTR)
      - These two registers communicate with a communication interface serially and with the AC in parallel
- 1 : Ready 0 : Not ready
- Each quantity of information has eight bits of an alphanumeric code

Address

Input Flag(**FGI**), Output Flag(**FGO**)

- FGI : set when INPR is ready, clear when INPR is empty
- FGO : set when operation is completed, clear when output device is in the process of printing
- Input-Output Instruction : Tab.
  - $\mathbf{p} = \mathbf{D}_7 \mathbf{I} \mathbf{T}_3$
  - $IR(i) = B_i$  IR(6-11)
  - □ **B**<sub>6</sub> **B**<sub>11</sub> : 6 I/O Instruction
- Program Interrupt
  - I/O Transfer Modes
    - 1) Programmed I/O, 2) Interrupt-initiated I/O, 3) DMA, 4) IOP
    - 2) Interrupt-initiated I/O
    - Maskable Interrupt Int. mask



- Interrupt Cycle :
  - During the execute phase, IEN is checked by the control
    - IEN = 0 : the programmer does not want to use the interrustion cycle
    - IEN = 1 : the control circuit checks the flag bit, If either fla set to 1, R F/F is set to 1
  - At the end of the execute phase, control checks the value of
    - R = 0 : instruction cycle
    - R = 1 : Instruction cycle
- Demonstration of the interrupt cycle :
  - The memory location at address 0 as the place for storing the return address
  - Interrupt Branch to memory location 1
  - Interrupt cycle  $T_0T_1T_2(IEN)(FGI + FGO): R \leftarrow 1$
- The condition for R = 1
- Modified Fetch Phase
  - Modified Fetch and Decode Phase

 $RT_0: AR \leftarrow 0, TR \leftarrow PC$   $RT_1: M[AR] \leftarrow TR, PC \leftarrow 0$  $RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$ 







## REFERENCE

- Mano, M. Morris (October 1992). <u>Computer System Architecture</u> (3rd ed.). Prentice-Hall. <u>ISBN 0-13-175563-3</u>
- Lecture notes of Dept. of Info. & Comm., Korea Univ. of Tech. & Edu., Korea

