#### Practical: NPN/PNP Transistor

By


Dr. Vijendra Lingwal

Associate Professor

Department of Physics

Pt. L.M.S. Government PG College


Rishikesh, Dehradun



Simplified representation of the crystalline structure of a intrinsic semiconductor (Ge) [impurity content is less than one part impurity in 100 million parts of semiconductor] at absolute zero.

At absolute zero, all the valence electrons are tightly bound to the parent atoms. No free electrons are available for electrical conduction. The semiconductor therefore behaves as a perfect insulator at absolute zero.


# But what happens at room temperature?



# Generation of electron-hole par in an intrinsic semiconductor

❖ Free electrons and holes are always generated in pairs, i.e., concentration of free electrons and holes will always be equal in an intrinsic semiconductor — Thermal Generation

**Extrinsic semiconductor** The process of deliberately adding impurities (1 atom per 10<sup>8</sup> semiconductor atom) to a semiconductor material is called *doping*. A doped semiconductor is called *extrinsic semiconductor*.




N-Type semiconductor


P-Type semiconductor


For N- Type semiconductor: Pentavalent impurities - Arsenic, Antimony, phosphorus (donor impurities)

For P- Type semiconductor: Trivalent impurities - Gallium, Indium, boron (acceptor impurities)




#### PN-junction when just formed






space charge region or depletion region is formed in the vicinity of the junction. Barrier potential is about 0.7 V for Si and 0.3 V for Ge.



**Transistor** - Consist of two PN-junctions formed by sandwiching either P-type or N-type semiconductor between a pair of opposite types.




A transistor has two PN-junctions. One junction is between the emitter and the base (emitter-base junction or simply emitter junction). The other junction is between the base and the collector (collector-base or simply collector junction).


# There are four possible ways of biasing these two junctions

Condition		Emitter junction	Collector junction	Region of operation	
I	FR	Forward-biased	Reverse-biased	Active	
II	FF	Forward-biased	Forward-biased	Saturation	
III	RR	Reverse-biased	Reverse-biased	Cutoff	
IV	RF	Reverse-biased	Forward-biased	Inverted	

It is condition I (FR), where emitter junction is forward-biased and collector junction is reversed-biased, which is of our interest.


## Biasing an NPN transistor for active operation:





Close the switch  $S_1$  and keep switch  $S_2$  open, the *emitter junction will be forward-biased- a large current flows.* 99% of the total current is carried by the electrons.


$$I_E = I_B$$
 and  $I_C = 0$ 



Next, we close the switch  $S_2$  and keep the switch  $S_1$  open, the collector junction is reverse-biased- very small current flows. The reverse leakage current is due to the movement of minority carriers.  $I_C = I_B$  and  $I_E = 0$ 

These carriers are accelerated by the potential barrier. This leakage current is very much temperature dependent. The small collector current is called the collector leakage current ( $I_{CBO}$ ). The subscript CBO in this symbol signifies that it is a current between Collector and Base, when the third terminal (i.e., emitter) is Open.


What should we expect if both switches  $S_1$  and  $S_2$  are closed?



- **The emitter current I\_E is large, as expected, but I\_B turns out to be very small current, and I\_C turns out to be a large current.**
- $\Leftrightarrow$  Electrons 1, 2, 3 and 4 crossing from emitter to base, and hole 7 from the base to the emitter, the total sum of these charge-carrier movements constitutes the emitter current  $I_E$ .
- Only a portion of this current is due to the movement of electrons 1, 2, 3 and
  These are the electrons injected by the emitter into the base.
- **The ratio of the electron current to the total emitter current is known as** *emitter injection ratio*, or *the emitter efficiency* ( $\gamma$ ), typically equals to 0.995.


- **Since** base is made very narrow and is very lightly doped, most of the minority carriers (electrons) travelling from the emitter end of the base region to its collector end do not recombine with holes in this journey.
- **\*** Only a few electrons (like 3) may recombine with holes (like 6). The ratio of the number of electrons arriving at collector to the number of emitted electrons is known as the *base transportation factor* ( $\beta$ '), typically equals to 0.995.
- **\stackrel{\*}{\bullet}** Movement of hole 8, from the collector region and electron 5 from the base region constitute leakage current,  $I_{CBO}$ .
- **\*** Movement of electron 3 and hole 7 constitute a part of emitter current  $I_E$ . This current is not equal to  $I_{CBO}$ .
- \* Actually, the number of electrons (like 3) and hole (like 7) crossing the emitter base junction is much more than the number of electrons (like 5) and holes (like 8) crossing the collector-base junction. The difference of these two currents in the base region makes the base current  $I_R$ .
- $\bullet$   $I_C$  is less than the  $I_E$ . There are two reasons for this. Firstly, a part of the  $I_E$  consists of holes that do not contribute to the  $I_C$ . Secondly, not all the electrons injected into the base are successful in reaching the collector.
- **The ratio of the I**<sub>C</sub> to the I<sub>E</sub> is called dc *alpha* ( $\alpha_{dc} = 0.99$ ) of the transistor.

#### Relationship between different transistor currents




$$I_{E} = I_{C} + I_{B}$$

$$I_{C} = \alpha_{dc} I_{E} + I_{CO} \quad \text{where} \quad \alpha_{dc} = \frac{I_{C}}{I_{E}}$$



A transistor is a three terminal device. If one of the terminals is considered common to input and output, a transistor becomes a two-port device.



**Objective:** To draw characteristics of a PNP/NPN transistor in common base (CB) configuration and determine dynamic input resistance, dynamic output resistance and current gain.

Apparatus required: PNP transistor, batteries (1V & 10V), voltmeters (0-1V & 0-10V), ammeters (0-10 mA), rheostats.


**Theory:** (As explained earlier)

**Input Characteristics:** The common-base input characteristics are plotted between emitter current i<sub>E</sub> and the emitter-base voltage  $v_{EB}$ , for different values of collector-base voltage  $v_{CB}$ .

**Output Characteristics:** The common-base output characteristics are plotted between collector current i<sub>C</sub> and the collector-base voltage  $v_{CB}$ , with the emitter current  $i_E$  kept constant.

Dynamic input resistance : 
$$r_{i} = \frac{\Delta v_{EB}}{\Delta i_{E}} \bigg|_{V_{CB} = constant}$$

$$\begin{array}{ll} \text{Dynamic output resistance:} & r_o = \frac{\Delta v_{CB}}{\Delta i_C} \bigg|_{I_E = constant} \\ \text{DC current gain:} & \alpha_{dc} = \frac{I_C}{I_E} \end{array}$$




### Observation table for input characteristics of PNP/NPN transistor:

S. No.	$\mathbf{V}_{\mathbf{CB}}$ :	= <b>0V</b>	$\mathbf{V_{CB}} = -10\mathbf{V}$		
No.	$ m V_{EB}$	${ m I_E}$	$ m V_{EB}$	$I_{E}$	
1					
2					
3					
4					
-					
-					

### Observation table for output characteristics of PNP/NPN transistor:

S.	$I_E = 0.5 \text{ mA}$		$I_E = 1 \text{ mA}$		$I_E = 1.5 \text{ mA}$	
N 0.	$V_{CB}$	$I_{C}$	$V_{CB}$	$I_{C}$	$V_{CB}$	$I_{C}$
1						
2						
3						
4						
-						
-						

## Input characteristics of PNP transistor:




Dynamic input resistance is given by –

$$r_{\rm i} = \frac{\Delta v_{\rm EB}}{\Delta i_{\rm E}} \bigg|_{V_{\rm CB} = {\rm constant}}$$

 $r_i$  is very low (20 to  $100\Omega$ )

The input characteristics of NPN transistor are similar to those of PNP, differing only in that both  $i_{\rm E}$  and  $v_{\rm EB}$  would be negative and  $V_{\rm CB}$  would be positive.

# **Output characteristics of PNP transistor:**



**Objective:** To draw characteristics of a PNP/NPN transistor in common emitter (CE) configuration and determine dynamic input resistance, dynamic output resistance and current gain.

**Apparatus required:** PNP transistor, batteries (1V & 10V), voltmeters (0-1V & 0-10V), ammeters (0-500 μA & 0-10mA), rheostats.

**Theory:** (As explained earlier)

**Input Characteristics:** The common-emitter input characteristics are plotted between base current i<sub>R</sub> and the base-emitter voltage  $v_{BE}$ , for different values of collector-emitter voltage  $v_{CE}$ .


**Output Characteristics:** The common-emitter output characteristics are plotted between collector current i<sub>C</sub> and the collector-emitter voltage  $v_{CE}$ , with the base current  $i_R$  kept constant.

Dynamic input resistance : 
$$r_i = \frac{\Delta v_{BE}}{\Delta i_B} \Big|_{V_{CE} = constant}$$

Dynamic output resistance : 
$$r_o = \frac{\Delta v_{CE}}{\Delta i_C} \Big|_{I_B = constant}$$

DC current gain :  $\beta_{dc} = \frac{I_C}{I_B}$ 

**DC** current gain: 
$$\beta_{dc} = \frac{I_C}{I_B}$$




#### **Observation table for input characteristics of PNP/NPN transistor:**

S.	$V_{CE} = -2V$		$V_{CE} = -6V$		$V_{CE} = -10V$	
No.	$V_{ m BE}$	$I_{B}$	$V_{ m BE}$	$I_{B}$	$V_{ m BE}$	$I_{\mathrm{B}}$
1						
2						
3						
4						
-						
-						


## Observation table for output characteristics of PNP/NPN transistor:

S.	$I_B = 10 \mu A$		$I_B = 20 \mu A$		$I_B = 30 \mu A$	
No.	$V_{CE}$	$I_{C}$	$V_{CE}$	$I_{C}$	$V_{CE}$	$I_{\rm C}$
1						
2						
3						
4						
-						
-						

## **Input characteristics of PNP transistor:**



# Output characteristics of PNP transistor:



Dynamic output resistance is given

$$\begin{aligned} \mathbf{by} - \\ \mathbf{r}_{o} &= \frac{\Delta \mathbf{v}_{CE}}{\Delta \mathbf{i}_{C}} \Big|_{\mathbf{I}_{B} = \text{constant}} \end{aligned}$$

 $r_0$  is high  $(10 \text{ k}\Omega)$ 

DC current gain is given by 
$$-\beta = 100$$
 (approx.)

$$\beta_{\rm dc} = \frac{\rm I_C}{\rm I_B}$$

